Regviz

NXP Semiconductors /LPC800 /I2C /INTENSET

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as INTENSET

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/NXP Semiconductors/LPC800/I2C/INTENSET#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (THE_MSTPENDING_INTER)MSTPENDINGEN 0RESERVED 0 (THE_MSTARBLOSS_INTER)MSTARBLOSSEN 0RESERVED 0 (THE_MSTSTSTPERR_INTE)MSTSTSTPERREN 0RESERVED 0 (THE_SLVPENDING_INTER)SLVPENDINGEN 0RESERVED 0 (THE_SLVNOTSTR_INTERR)SLVNOTSTREN 0RESERVED 0 (THE_SLVDESEL_INTERRU)SLVDESELEN 0 (THE_MONRDY_INTERRUPT)MONRDYEN 0 (THE_MONOV_INTERRUPT_)MONOVEN 0RESERVED 0 (THE_MONIDLE_INTERRUP)MONIDLEEN 0RESERVED 0 (THE_EVENT_TIMEOUT_IN)EVENTTIMEOUTEN 0 (THE_SCL_TIMEOUT_INTE)SCLTIMEOUTEN 0RESERVED

MSTARBLOSSEN=THE_MSTARBLOSS_INTER, SLVPENDINGEN=THE_SLVPENDING_INTER, MONIDLEEN=THE_MONIDLE_INTERRUP, MONOVEN=THE_MONOV_INTERRUPT_, MONRDYEN=THE_MONRDY_INTERRUPT, MSTSTSTPERREN=THE_MSTSTSTPERR_INTE, SLVDESELEN=THE_SLVDESEL_INTERRU, SCLTIMEOUTEN=THE_SCL_TIMEOUT_INTE, MSTPENDINGEN=THE_MSTPENDING_INTER, EVENTTIMEOUTEN=THE_EVENT_TIMEOUT_IN, SLVNOTSTREN=THE_SLVNOTSTR_INTERR

Description

Interrupt Enable Set and read register.

Fields

MSTPENDINGEN

Master Pending interrupt Enable.

0 (THE_MSTPENDING_INTER): The MstPending interrupt is disabled.

1 (THE_MSTPENDING_INTER): The MstPending interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
MSTARBLOSSEN

Master Arbitration Loss interrupt Enable.

0 (THE_MSTARBLOSS_INTER): The MstArbLoss interrupt is disabled.

1 (THE_MSTARBLOSS_INTER): The MstArbLoss interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
MSTSTSTPERREN

Master Start/Stop Error interrupt Enable.

0 (THE_MSTSTSTPERR_INTE): The MstStStpErr interrupt is disabled.

1 (THE_MSTSTSTPERR_INTE): The MstStStpErr interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
SLVPENDINGEN

Slave Pending interrupt Enable.

0 (THE_SLVPENDING_INTER): The SlvPending interrupt is disabled.

1 (THE_SLVPENDING_INTER): The SlvPending interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
SLVNOTSTREN

Slave Not Stretching interrupt Enable.

0 (THE_SLVNOTSTR_INTERR): The SlvNotStr interrupt is disabled.

1 (THE_SLVNOTSTR_INTERR): The SlvNotStr interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
SLVDESELEN

Slave Deselect interrupt Enable.

0 (THE_SLVDESEL_INTERRU): The SlvDeSel interrupt is disabled.

1 (THE_SLVDESEL_INTERRU): The SlvDeSel interrupt is enabled.
MONRDYEN

Monitor data Ready interrupt Enable.

0 (THE_MONRDY_INTERRUPT): The MonRdy interrupt is disabled.

1 (THE_MONRDY_INTERRUPT): The MonRdy interrupt is enabled.
MONOVEN

Monitor Overrun interrupt Enable.

0 (THE_MONOV_INTERRUPT_): The MonOv interrupt is disabled.

1 (THE_MONOV_INTERRUPT_): The MonOv interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
MONIDLEEN

Monitor Idle interrupt Enable.

0 (THE_MONIDLE_INTERRUP): The MonIdle interrupt is disabled.

1 (THE_MONIDLE_INTERRUP): The MonIdle interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.
EVENTTIMEOUTEN

Event Timeout interrupt Enable.

0 (THE_EVENT_TIMEOUT_IN): The Event Timeout interrupt is disabled.

1 (THE_EVENT_TIMEOUT_IN): The Event Timeout interrupt is enabled.
SCLTIMEOUTEN

SCL Timeout interrupt Enable.

0 (THE_SCL_TIMEOUT_INTE): The SCL Timeout interrupt is disabled.

1 (THE_SCL_TIMEOUT_INTE): The SCL Timeout interrupt is enabled.
RESERVED

Reserved. Read value is undefined, only zero should be written.

Links

()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data